A Low-Power, Fast-Transient FVF-Based Output-Capacitorless LDO with Push–Pull Buffer and Adaptive Resistance Unit
نویسندگان
چکیده
An output-capacitorless low-dropout regulator (LDO) with a push–pull buffer was presented in this paper. The proposed able to provide large charge and discharge current increase the slew rate at gate of power transistor effectively, thereby improving transient response LDO. In addition, an adaptive resistance unit (ARU) solve right half-plane zero problem caused by Miller compensation optimize loop stability LDO implemented 0.18-µm CMOS technology. Simulation results showed that quiescent only 16.1 µA. It regulated output 1.5 V from 1.8 supply, dropout voltage 300 mV maximum 50 mA. value spike 129 mV. Additionally, recovery time 0.2 µs.
منابع مشابه
A low-power on-chip LDO with advanced reference buffer
A low-power fast-transient on-chip low-dropout regulator (LDO) using advanced reference buffer is presented in this paper. The advanced reference buffer is proposed to provide the reference voltage of the LDO with more accurate level to improve the regulation performances. Moreover, in order to suppress the undershoot, the advanced reference buffer increases the reference voltage of the LDO abr...
متن کاملA low-power fast transient output capacitor-free adaptively biased LDO based on slew rate enhancement for SoC applications
In this paper, a highly efficient and fast transient output capacitor-free low-dropout regulator (LDO) presented. The proposed LDO architecture is based on differential transconductance amplifiers pairing with push–pull stage to enable effective output driving capability. The slew rate at the gate of the output transistor ðSRGÞ is further enhanced by common mode-feedback (CMFB) resistors and a ...
متن کاملFast Mux-based Adder with Low Delay and Low PDP
Adders, as one of the major components of digital computing systems, have a strong influence on their performance. There are various types of adders, each of which uses a different algorithm to do addition with a certain delay. In addition to low computational delay, minimizing power consumption is also a main priority in adder circuit design. In this paper, the proposed adder is divided into s...
متن کاملA New Low-Voltage, Low-Power and High-Slew Rate CMOS Unity-Gain Buffer
Class-AB circuits, which are able to deal with currents several orders of magnitude larger than their quiescent current, are good candidates for low-power and high slew-rate analog design. This paper presents a novel topology of a class AB flipped voltage follower (FVF) that has better slew rate and the same power consumption as the conventional class-AB FVF buffer previously presented in liter...
متن کاملAn Ultralow-Power Fast-Transient Capacitor-Free Low-Dropout Regulator With Assistant Push-Pull Output Stage
A low-voltage low-dropout (LDO) regulator that converts an input of 1 V to an output of 0.85–0.5 V, with 90-nm CMOS technology is proposed. A simple symmetric operational transconductance amplifier is used as the error amplifier (EA), with a current splitting technique adopted to boost the gain. This also enhances the closed-loop bandwidth of the LDO regulator. In the rail-to-rail output stage ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics
سال: 2023
ISSN: ['2079-9292']
DOI: https://doi.org/10.3390/electronics12061285